

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated November 20, 2009, has been received and its contents carefully reviewed.

Claims 1 and 4 are rejected by the Examiner. With this response, claim 1 has been amended. No new matter has been added. Thus, claims 1 and 4 remain pending in this application.

In the Office Action, claims 1 and 4 are rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,069,678 to Sakamoto et al. (hereinafter "Sakamoto") in view of U.S. Patent No. 6,356,328 to Shin et al. (hereinafter "Shin") and further in view of U.S. Patent No. 6,459,465 to Lee (hereinafter "Lee").

The rejection of claims 1 and 4 under 35 U.S.C. § 103(a) as being unpatentable over Sakamoto in view of Shin and further in view of Lee is respectfully traversed and reconsideration is requested.

Independent claim 1 recites an in-plane switching mode liquid crystal display device having a combination of features including, for example, "the pixel electrode and the common electrode are disposed on the same layer, the common electrode and the common line are disposed on layers different from each other so that the common electrode is connected to the common line through a contact hole formed in the insulating layer and the passivation layer, the pixel electrode and the common electrode being disposed on the passivation layer." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention.

As the Examiner stated in the Office Action, Shin discloses that the common electrode is connected to the common line through the contact hole. However, the contact hole of Shin is different from that of the claimed invention.

In the claimed invention, the contact hole is formed in the gate insulating layer and the passivation layer. On the contrary, in Shin the first part to the third part (16a-16c) of the pixel electrode 16 are formed on the gate insulating layer (col. 3, lines 57-58) and the pixel electrode

16 the counter electrode 15 (corresponding to the common electrode of the claimed invention) are formed in on the same layer (Fig. 4), so that the counter electrode 15 is formed on the gate insulating layer and the contact hole is formed in the gate insulating layer, not the gate insulating layer and the passivation layer.

Thus, Shin fails to teach or suggest at least “the common electrode is connected to the common line through a contact hole formed in the insulating layer and the passivation layer”, as recited in independent claim 1 of the present application. Accordingly, Applicant respectfully submits that claim 1 and claim 4, which depends therefrom, are allowable over the cited references.

Applicants believe the foregoing amendments and remarks place the application in condition for allowance and early, favorable action is respectfully solicited.

If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911.

Dated: February 19, 2010

Respectfully submitted,

By: /Valerie P. Hayes/

Valerie P. Hayes

Registration No.: 53,005

McKENNA LONG & ALDRIDGE LLP

1900 K Street, N.W.

Washington, DC 20006

(202) 496-7500

Attorneys for Applicant